HEF4512B CNV 3

[ Pobierz całość w formacie PDF ]
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
·
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
·
HEF4512B
MSI
8-input multiplexer with 3-state
output
January 1995
Product specification
File under Integrated Circuits, IC04
Philips Semiconductors
Product specification
HEF4512B
MSI
8-input multiplexer with 3-state output
to interface directly with bus ori
e
nted systems (3-state).
When the active LOW
en
able (E) is HIGH, it forces the
output LOW provided EO is LOW. By proper manipulation
of the inputs, the device can provide any logic functions of
four variables. It cannot be used to multiplex analogue
signals.
DESCRIPTION
The HEF4512B is an 8-input mul
ti
plexer with 8 binary
inputs
(I
0
to I
7
), an enable input (E) and an output enable
input (EO). One of eight binary inputs is selected by select
inp
uts
S
0
, S
1
and S
2
, and is routed to the output O. A HIGH
on EO causes O to assume a high impedance OFF-state,
regardless of other input conditions. This allows the output
Fig.2 Pinning diagram.
HEF4512BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF4512BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)
HEF4512BT(D): 16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
Fig.1 Functional diagram.
PINNING
S
0
,
S
1
, S
2
select inputs
E
O
output enable (active LOW)
E
enable (active LOW)
I
0
to I
7
multiplexer inputs
O
multiplexer output
FAMILY DATA, I
DD
LIMITS category MSI
See Family Specifications
January 1995
2
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Fig.3 Logic diagram.
Philips Semiconductors
Product specification
HEF4512B
MSI
8-input multiplexer with 3-state output
TRUTH TABLE
INPUTS
OUTPUT
EO
E
I
0
I
1
I
2
I
3
I
4
I
5
I
6
I
7
O
2
1
0
L
HX X X X X X X X X
X
X
L
L
L
L
L
L
L
X X X X X X
X
L
L
L
L
L
L
H X X X X X X
X
H
L
L
L
L
H X L
X X X X X
X
L
L
L
L
L
H X H X X X X X
X
H
L
L
L
H L
X X L
X X X X
X
L
L
L
L
H L
X X H X X X X
X
H
L
L
L
H H X X X L
X X X
X
L
L
L
L
H H X X X H X X X
X
H
L
L
H L
L
X X X X L
X X
X
L
L
L
H L
L
X X X X H X X
X
H
L
L
H L
H X X X X X L
X
X
L
L
L
H L
H X X X X X H X
X
H
L
L
H H L
X X X X X X
L
X
L
L
L
H H L
X X X X X X H
X
H
L
L
H H H X X X X X X X
L
L
L
L
H H H X X X X X X X
H
H
HX X X
X
X X X X X X
X
X
Z
Notes
1.
H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
Z = high impedance OFF-state
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
=25
°
C; input transition times
£
20 ns
DD
V
TYPICAL FORMULA FOR P (
m
W)
Dynamic power
5
500 f
i
+å
(f
o
C
L
)
´
V
DD
2
where
dissipation per
10
2100 f
i
+å
(f
o
C
L
)
´
V
DD
2
f
i
= input freq. (MHz)
V
DD
2
package (P)
15
5800 f
i
+å
(f
o
C
L
)
´
f
o
= output freq. (MHz)
C
L
= load capacitance (pF)
å
(f
o
C
L
) = sum of outputs
V
DD
= supply voltage (V)
January 1995
4
 Philips Semiconductors
Product specification
HEF4512B
MSI
8-input multiplexer with 3-state output
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
=25
°
C; C
L
= 50 pF; input transition times
£
20 ns
V
DD
V
TYPICAL EXTRAPOLATION
FORMULA
SYMBOL
TYP.
MAX.
Propagation delays
I
n
®
O
5
100
200
ns
73 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
40
80
ns
29 ns
+
(0,23 ns/pF) C
L
15
30
60
ns
22 ns
+
(0,16 ns/pF) C
L
5
100
200
ns
73 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
40
80
ns
29 ns
+
(0,23 ns/pF) C
L
15
30
60
ns
22 ns
+
(0,16 ns/pF) C
L
S
n
®
O
5
140
280
ns
113 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
55
110
ns
44 ns
+
(0,23 ns/pF) C
L
15
40
80
ns
32 ns
+
(0,16 ns/pF) C
L
5
150
300
ns
123 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
60
120
ns
49 ns
+
(0,23 ns/pF) C
L
15
40
80
ns
32 ns
+
(0,16 ns/pF) C
L
E
®
O
5
60
120
ns
33 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
25
50
ns
14 ns
+
(0,23 ns/pF) C
L
15
20
40
ns
12 ns
+
(0,16 ns/pF) C
L
5
55
110
ns
28 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
25
50
ns
14 ns
+
(0,23 ns/pF) C
L
15
20
40
ns
12 ns
+
(0,16 ns/pF) C
L
Output transition times
5
60
120
ns
10 ns
+
(1,0 ns/pF) C
L
HIGH to LOW
10
t
THL
30
60
ns
9 ns
+
(0,42 ns/pF) C
L
15
20
40
ns
6 ns
+
(0,28 ns/pF) C
L
5
60
120
ns
10 ns
+
(1,0 ns/pf) C
L
LOW to HIGH
10
t
TLH
30
60
ns
9 ns
+
(0,42 ns/pF) C
L
15
20
40
ns
6 ns
+
(0,28 ns/pF) C
L
3-state propagation delays
O
utpu
t disable times
EO
®
O
5
35
70
ns
HIGH
10
t
PHZ
20
40
ns
15
15
30
ns
5
35
70
ns
LOW
10
t
PLZ
15
30
ns
15
10
20
ns
O
utpu
t enable times
EO
®
O
5
35
70
ns
HIGH
10
t
PZH
15
30
ns
15
10
20
ns
January 1995
5
[ Pobierz całość w formacie PDF ]

zanotowane.pl

doc.pisz.pl

pdf.pisz.pl

chiara76.opx.pl